

## (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau




(43) International Publication Date  
18 December 2003 (18.12.2003)

PCT

(10) International Publication Number  
**WO 03/105344 A1**

- (51) International Patent Classification<sup>7</sup>: **H03K 7/00**
- (21) International Application Number: PCT/US03/13900
- (22) International Filing Date: 5 May 2003 (05.05.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
10/167,038 11 June 2002 (11.06.2002) US
- (71) Applicant: **MOTOROLA, INC.** [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US).
- (72) Inventors: **CYGAN, Lawrence**; 908 Notis Court, Schaumburg, IL 60193 (US). **KHAN, Andrew**; 309 Pochet Lane, Schaumburg, IL 60193 (US).
- (74) Agents: **HAAS, Kenneth, A.** et al.; Motorola, Inc., Intellectual Property Dept., 1303 East Algonquin Road, Schaumburg, IL 60196 (US).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:**  
— with international search report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

(54) Title: POWER MODULATOR



— PRIOR ART —

(57) Abstract: A voltage ( $V_0$ ) is added to an envelope function and input into a switching modulator (105). The output of the switching modulator ( $V_{SUP}$ ) is input to a linear regulator (103) where amplitude compensation of  $V_{SUP}$  takes place and is output as  $V_{PA}$ .  $V_{PA}$  is then used to accomplish envelope modulation of a power amplifier (101). The value chosen for  $V_0$  is chosen to be adequate to maintain  $V_{SUP}(t) > V_{PA}(t)$  over all time.

WO 03/105344 A1

## POWER MODULATOR

## Field of the Invention

5

The present invention relates generally to power modulators and in particular to a power modulator and method of operating a power modulator.

10

## Background of the Invention

Switched-mode modulators are often used for power supply modulation in radio transmitters as a means to improve the efficiency of RF power amplifiers. In either the envelope tracking (ET) technique, or envelope elimination and restoration method (EER), an efficient switching power supply is used to vary the supply voltage of a power amplifier according to an envelope function. The power amplifier is operated at or near saturation, where its efficiency is optimal.

It is well known that the frequency of the switching power modulator must generally be at least 10 times the modulation bandwidth of the amplified signal so to accurately comply with the envelope function and ease filtering requirements. Where large signal bandwidths are used, the required switching rate may exceed that practically attainable, or may be high enough that significant switching losses are incurred.

In order to address these issues, prior art solutions have attempted to control the supply voltage using a combination of a switch-mode converter stage for gross power level control and a subsequent linear regulator stage for precise power envelope control. Such a prior-art solution is shown in FIG. 1 and described in detail in the International Application WO 00/48306 HIGH-EFFICIENCY AMPLIFIER AND BURST CONTROL. As shown in FIG. 1, amplifier 101 is preceded by linear regulator 103 and switching modulator (or switch-mode converter) 105. Although the above solution does allow for more efficient operation of amplifier 101, a problem exists in that oftentimes clipping occurs in amplifier 101. More particularly, in order to avoid saturation of linear regulator 103 and clipping of the envelope function,  $V_{PA}$  must be

held less than  $V_{SUP}$ . Because the prior-art solution discussed above fails to assure that  $V_{SUP} > V_{PA}$  clipping often occurs. Therefore a need exists for a power modulator and method of operating a power modulator that prevents saturation of linear regulator 103 and clipping amplifier 101.

5

### Brief Description of the Drawings

FIG. 1 is a block diagram of a prior-art power amplifier circuit.

10 FIG. 2 is a block diagram of a power modulator in accordance with the first embodiment of the present invention.

FIG. 3 is a block diagram of a power modulator in accordance with the second embodiment of the present invention.

15 FIG. 4 is a block diagram of a power modulator in accordance with the third embodiment of the present invention.

FIG. 5 illustrates rise-time waveforms.

FIG. 6 illustrates fall-time waveforms.

FIG. 7 is a block diagram of a power modulator in accordance with a fourth embodiment of the present invention.

20 FIG. 8 is a flow chart showing operation of the power modulator in accordance with the first and second embodiments of the present invention.

FIG. 9 is a flow chart showing operation of the power modulator in accordance with the third embodiment of the present invention.

25 FIG. 10 is a flow chart showing operation of the power modulator in accordance with the fourth embodiment of the present invention.

FIG. 11 illustrates the relationship between the time alignment of  $V_{SUP}(t)$  and the envelope function as it relates to efficiency.

FIG. 12 is a flow chart showing operation of delay circuitry in accordance with the preferred embodiment of the present invention.

30 FIG. 13 is a block diagram showing a linear pass device coupled to switching modulator in accordance with a further embodiment of the present invention.

FIG. 14 is a flow chart showing operation of the circuitry of FIG. 13 in accordance with the further embodiment of the present invention.

## Detailed Description of the Drawings

5 To address the above-mentioned need a method and apparatus for power modulation is provided herein. A voltage ( $V_o$ ) is added to an envelope function and input into a switching modulator. The output of the switching modulator ( $V_{SUP}$ ) is input to a linear regulator where amplitude compensation of  $V_{SUP}$  takes place and is output as  $V_{PA}$ .  $V_{PA}$  is then used to accomplish envelope modulation of a power  
10 amplifier. The value chosen for  $V_o$  is chosen to be adequate to maintain  $V_{SUP}(t) > V_{PA}(t)$  over all time.

Because the value chosen for  $V_o$  is chosen to be adequate to maintain  $V_{SUP}(t) > V_{PA}(t)$  over all time, instances of clipping can be virtually eliminated. More particularly, because the input voltage ( $V_{SUP}$ ) to the linear regulator is increased by  
15  $V_o$ , saturation of the linear regulator can be virtually eliminated.

The present invention encompasses an apparatus comprising a summer having an envelope function as an input and a voltage ( $V_o$ ) as an input, and outputting a sum  
of the envelope function with the voltage. The apparatus additionally encompasses a switching modulator having the sum of the envelope function with the voltage as an  
20 input and a fixed power source as an input, and outputting a transformed voltage ( $V_{SUP}(t)$ ). Finally, the apparatus comprises a linear regulator having the transformed voltage ( $V_{SUP}(t)$ ) as an input and outputting a reproduction of the envelope function.

The present invention additionally encompasses a method. The method comprises the steps of summing an envelope function and a voltage ( $V_o$ ) at a summer  
25 to produce a summed voltage, receiving the summed voltage at a switching modulator and outputting a transformed voltage ( $V_{SUP}(t)$ ) from the switching modulator, and receiving the transformed voltage at a linear regulator and outputting a reproduction of the envelope function ( $V_{PA}(t)$ ).

Turning now to the drawings, wherein like numerals designate like  
30 components, FIG. 2 is a block diagram of power modulator 200 in accordance with the a first embodiment of the present invention. As shown, an envelope function enters summer 201 where a constant voltage  $V_o$  is added to the envelope function and the summed value is input to switching modulator 105. In accordance with the present

invention the envelope function comprises a wave form that is related to the magnitude of the transmitted signal. In the case of EER, the envelope function represents the time-varying amplitude of the transmitted information, which, when multiplied in the power amplifier by the phase-modulated RF carrier, results in the generation of the desired amplitude and phase modulated RF carrier signal. In ET applications, the envelope function may be the amplitude signal analogous to that used in EER, or it may be the amplitude signal further processed through mathematical operations such as polynomial expansions in order to constrain its bandwidth. The value chosen for  $V_o$  is chosen to be adequate to maintain  $V_{SUP}(t) > V_{PA}(t)$  over all time, while not being so large as to cause excessive dissipation in linear regulator 103, thereby producing a degradation of overall efficiency.

Because of the delay introduced by the modulator 105, compensating delay elements (not shown) in the RF drive and linear regulator paths become necessary to insure time alignment of phase and envelope quantities at power amplifier 101. Additionally, there exists a dependence of the minimum acceptable value of  $V_o$  on the switching rate of modulator 105. Low switching rates require a larger value of  $V_o$ , thereby implying reduced efficiency over that achievable with a faster switching rate.

Because a constant voltage ( $V_o$ ) is added to the envelope function, instances of clipping can be virtually eliminated. More particularly, because the input voltage ( $V_{SUP}$ ) to linear regulator 103 is increased by  $V_o$ , saturation of linear regulator 103 can be virtually eliminated.

Although the above solution does virtually eliminate instances of clipping, a static value for  $V_o$ , which is compatible with the statistics of the modulation envelope over all time, produces less than optimal efficiency. Rather, an approach which allows  $V_o$  to be increased, as needed, to avoid saturation of the linear regulator and reduced, when possible, to improve efficiency is clearly desirable. With this in mind, in a second embodiment of the present invention,  $V_o$  is allowed to vary as a function of time. Such a solution is shown in FIG. 3.

The response of the switching modulator 105 to the envelope function  $V_{ENV}(t)$  may be estimated by passing the envelope function through a suitable low pass filter model 303 resulting in  $V_{SMest}(t)$ . The estimate provided by the model is subtracted from the envelope function in subtracter 307, forming the quantity  $V_{ENV}(t) - V_{SMest}(t)$ . Both  $V_{ENV}(t)$  and  $V_{SMest}(t)$  are envelope signal quantities, implying that

their values are always non-negative. When  $V_{ENV}(t) \geq V_{SMest}(t)$ , the quantity  $V_{ENV}(t) - V_{SMest}(t)$  represents the minimum offset voltage value for  $V_o$ . When  $V_o$  is summed with  $V_{ENV}(t)$  using summer 201 at the input of the switching modulator 105,  $V_{SUP}(t)$  is produced at the output of the switching modulator.  $V_{SUP}(t)$  is comprised of the switching modulator's response to the envelope function,  $V_{SM}(t)$  and the offset  $V_o$ . Using  $V_{SUP}(t)$  as its source, linear regulator 103 is driven by  $V_{ENV}(t)$ , and experiences a voltage drop given by the quantity  $V_{SUP}(t) - V_{PA}(t)$ . Because  $V_{PA}(t)$  is reproduction of  $V_{ENV}(t)$ , and  $V_{SMest}(t) \simeq V_{SM}(t)$  the voltage drop will not be less than zero, thereby avoiding saturation of the linear regulator.

When  $V_{SMest}(t) > V_{ENV}(t)$ , the offset  $V_o$  is determined to be a negative value. This condition corresponds to the case where  $V_{SUP}(t) > V_{PA}(t)$ , for which the linear regulator functions to reduce  $V_{SUP}(t)$  to the required value of  $V_{PA}(t)$ , regardless if an offset is present or not.

Note that in FIG. 3 that the output of subtractor 307 is input to determiner 309 where  $V_o$  for the symbol period is determined. More particularly, because  $V_{SUP}(t) - V_{PA}(t)$  must be greater than zero for the entirety of the symbol period,  $V_o$  is chosen so that  $V_o = \max[V_{ENV}(t) - V_{SMest}(t)]$  over the symbol period, which approximates  $\max[V_{PA}(t) - V_{SUP}(t)]$  over the symbol period.  $V_o$  is then output to summer 201 to be added to the envelope function to produce a summed voltage. The summed voltage is then input to switching modulator 105. This action implies that  $V_o$  is no longer a fixed value, but rather becomes a function of time,  $V_o(t)$ .

Practical linear regulators generally exhibit a small voltage drop across their pass devices when saturated. Such voltage drops are the result of finite conductor resistance, and must be compensated for by their addition to the value determined for  $V_o$  to insure saturation of the linear regulator is avoided.

Switching modulator 105 may be a Class D device, for example, or a switch-mode power supply (SMPS). Switching modulator 105 uses the output of summer 201 as its reference to efficiently transform a DC power source 321, as is known in the art, to a voltage that somewhat exceeds but that approximates the desired power amplifier 101 operating voltage level. That is, switching modulator 105 provides an efficient, but approximate, envelope function,  $V_{SUP}(t)$ . Linear regulator 103 uses wide bandwidth capabilities not present in the switching modulator to further process the transformed voltage output of the switching modulator 105. The linear regulator

amplitude compensates the transformed voltage with the information necessary to accomplish the desired precise envelope modulation of the power amplifier, thereby creating  $V_{PA}(t)$ . In other words, linear regulator 103 faithfully reproduces the envelope function having its amplitude compensated accordingly.

5 As is evident, circuitry 300 comprises multiple delay circuits 305, 313, 315, and 319. These circuits serve to delay various signals and provide proper time alignment. For example, delay circuitry 305 delays the envelope function a proper amount to time align the envelope function with the output of model 303. Likewise delay circuitry 313 serves to delay the envelope function as to properly time align the  
10 envelope function with the output of determiner 309 while delay circuitry 315 serves to properly time align the envelope function to the output of switching modulator 105. Finally, delay circuitry 319 serves to properly time align the phase function with  $V_{PA}(t)$  at PA 101.

Because a voltage  $V_o(t)$  is added to the envelope function, instances of  
15 clipping can be virtually eliminated. Additionally, because  $V_o(t)$  increases and decreases as needed to avoid saturation the efficiency of circuitry 300 is greatly increased over the scenario where  $V_o$  remains constant.

It should be noted that in the second embodiment of the present invention, the periodic adjustment of  $V_o$  coincides with symbol boundaries. In many situations, such  
20 boundaries offer short (1-2 micro seconds) intervals during which  $V_o$  can ramp up or down to its appropriate value. Therefore, in the second embodiment there exists no need to account for the response time of the switching modulator involved in ramping up or down  $V_o$  when the value of  $V_o$  is adjusted.  $V_o$  is then held constant over a symbol period. This, however, is not the case when  $V_o$  is to be adjusted on a sub-  
25 symbol basis. During such sub-symbol adjustment, the ramp-up/ramp-down time for  $V_o$  should be taken into consideration in order to prevent inadvertent clipping of PA 101. Adjustment of  $V_o$  on a sub-symbol basis enables a further efficiency improvement over that afforded by adjustment of  $V_o$  at intervals corresponding to the symbol period. Such a system for sub-symbol adjustment of  $V_o$  is shown in FIG. 4.

30 As is evident in FIG. 4, a high-to-low/low-to-high detector 401 and delay circuit 403 have been added to the second embodiment of the present invention detailed in FIG. 3. Additionally, determiner 309 operates as discussed above except that determiner 309 outputs  $\max[V_{ENV}(t) - V_{SMest}(t)]$ , corresponding to  $\max[V_{PA}(t) -$

$V_{SUP}(t)$ ] over the sub-symbol period of interest. Operation of circuitry 400 in FIG. 4 occurs as described above with reference to FIG. 3, however, in the second embodiment, the envelope function is delayed an additional amount ( $\tau_R$ ) prior to entering summer 201. When  $V_o$  is transitioning from a higher to lower voltage, the output of determiner 309 is also delayed by  $\tau_R$ . However, when  $V_o$  is transitioning from lower to higher voltage, the output of determiner 309 is *not* delayed. The effect of operating delay circuitry as such causes  $V_o$  to advance by  $\tau_R$  when transitioning from a lower to higher voltage. This action provides the switching modulator with ample time to respond to the change in  $V_o$ , thereby reducing the chances that clipping will occur during voltage transitions. Additionally, when transitioning from a higher to a lower voltage, any lag time in  $V_o$  reaching the lower voltage will not cause clipping of PA 101 since  $V_o$  is operating at a higher voltage than required. Because of this, no time adjustment of  $V_o$  is made when transitioning from a higher to a lower voltage. Finally, it should be noted that for sub-symbol adjustment of  $V_o$  as described in FIG. 4, delay timer 319 is also delayed an additional  $\tau_R$  so that the phase function is properly time aligned with  $V_{PA}(t)$ .

Realizing that efficiency is inversely proportional to  $V_o$ , it is generally desirable to set  $V_o$  to the lowest possible value which is high enough to prevent clipping of PA 101. It is further realized that maintaining  $V_o$  at elevated values for as short a time duration as possible maximizes efficiency. Allowing the sub-symbol durations to be comprised of varying-length intervals instead of fixed-length intervals minimizes the time duration for which  $V_o$  is held at an elevated value. With this in mind, a further embodiment of the present invention calculates a rise-time waveform corresponding to the response of the switching modulator to the low-to-high level transition of  $V_o$ . A fall-time waveform, corresponding to the response of the switching modulator to the high-to low-level transition of  $V_o$  is likewise calculated. Knowledge of these rise and fall waveforms allows for the determination of the length of the sub-symbol interval which minimizes the time  $V_o$  is maintained at an elevated value.

The output of determiner 309 causes  $V_o$  to increase or decrease instantaneously at the boundaries of the sub-symbol interval. Because of practical bandwidth limitations inherent in the switching modulator, the output of switching



modulator 105 exhibits finite rise-time and fall-time behavior when  $V_o$  is instantaneously increased or decreased. This is illustrated in FIG. 5 where an instantaneous plot of  $V_o$  and the corresponding response of the switching modulator to the instantaneous increase in  $V_o$  is shown. The output of the subtractor 307 (input to determiner 309) is shown as a succession of voltage samples, and is represented by the vertical arrow notation. This voltage represents instantaneous estimates of the minimum offset,  $V_{ENV}(t) - V_{SMest}(t)$ , corresponding to  $V_{PA}(t) - V_{SUP}(t)$  which are necessary to avoid saturation of the linear regulator.

As is evident, at time  $t_0$   $V_o$  is increased from  $V_L$  to  $V_H$ . Instead of immediately increasing from  $V_L$  to  $V_H$ , the output of the switching modulator increases gradually, as shown by curve 501. The actual rise-time waveform follows the formula  $(V_H - V_L)(1 - e^{-t/\tau})$ , where  $\tau$  is the time constant determined by the bandwidth of the switching modulator. Similarly, the fall-time waveform can be computed from the formula  $(V_H - V_L)(e^{-t/\tau})$ . In yet a further element of the embodiment of the present invention, the rise time and fall times of the switching modulator are taken into consideration in determining when  $V_o$  should be increased and decreased. In particular, when increasing  $V_o$  from  $V_L$  to  $V_H$ , a comparison is made between the rise-time waveform and the estimated minimum offset voltage samples (from the output of the subtractor) to make sure  $V_o$  is always large enough to prevent saturation of the linear regulator. If all samples of the rise-time waveform are greater than all corresponding samples of the estimated minimum offset voltage over the duration of the rise-time waveform, then the increase of  $V_o$  is delayed by one sample interval, and the process is repeated with the rise-time waveform time delayed by one sample.

A determination is made as to the maximum amount of time  $V_o$  can be delayed, yet still maintain  $V_o$  greater than all of the samples of the estimated minimum offset voltage. This is illustrated in FIG. 5 as  $V_o$  is gradually delayed until a further delay of  $V_o$  would cause the rise-time waveform to fall below the estimated minimum offset voltage required by the peak sample shown at  $t_1$ .

Similarly, when transitioning from  $V_H$  to  $V_L$ , the fall-time waveform is compared to the estimated minimum offset voltage samples within the duration of the fall-time waveform to determine an earliest time to begin the transition from  $V_H$  to  $V_L$  without causing  $V_o$  to fall below the estimated required minimum offset voltage. Thus, the decrease of  $V_o$  will be advanced in time by one sample interval if all

samples of the fall-time waveform are greater than the corresponding estimated minimum offset voltage samples for a particular time advance. This is illustrated in FIG. 6. As shown the decrease in  $V_o$  is gradually advanced in time until a maximum time advance is determined, as indicated by point 601. Such a maximum time advance occurs at the largest time advance resulting in  $V_o$  being greater than the estimated minimum offset voltage for all points of the waveform.

FIG. 7 is a block diagram of a power modulator in accordance with a fourth embodiment of the present invention. As shown, circuitry 700 includes compare and delay circuitry 704 and compare and advance circuitry 703. During low-to-high transitions, circuitry 704 compares the rise-time waveform to the minimum offset voltage samples supplied by subtractor 307 and determines a largest delay time for  $V_o$  in order to begin increasing  $V_o$  at the greatest possible delayed time. Similarly, during high-to-low transitions circuitry 703 compares the fall-time waveform to the minimum offset voltage samples supplied by subtractor 307 and determines a greatest advancement in time that  $V_o$  can be advanced. Both advance and delay circuitry then serve to advance and delay  $V_o$  transitions accordingly (i.e., based on the actual rise-time and fall-time of  $V_o$ ). It should be noted that in so determining the time delay and advance of the  $V_o$  transitions, the duration of the sub-symbol intervals becomes variable, which further acts to minimize the time duration for which  $V_o$  is held at an elevated value. By limiting the duration for which  $V_o$  is held at an elevated value, efficiency is improved.

FIG. 8 is a flow chart showing operation of a power modulator in accordance with the first and second embodiments of the present invention. The logic flow begins at step 801 where an envelope function exits DSP 301 and enters summer 201. At step 803 summer 201 sums the envelope function with a voltage ( $V_o$ ) to produce a voltage-summed envelope function. As discussed above, in the first embodiment of the present invention  $V_o$  is held constant at a value that maintains  $V_{SUP}(t) > V_{PA}(t)$  over all time. In the second embodiment of the present invention,  $V_o$  is allowed to vary with time, remaining constant on a per-symbol basis.

Continuing, at step 805 the voltage-summed envelope function is input to switching modulator 105 where it is used to efficiently transform a fixed power source to a voltage that somewhat exceeds and approximates the desired power-amplifier operating voltage level. The voltage ( $V_{SUP}$ ) is output from SM converter 105

and input to linear regulator 103 (step 807). At step 809 linear regulator 103 performs a compensation function on the output of the switch-mode converter, generating precise power-envelope modulation. The compensated signal is then output to power amplifier 101 (step 811).

5           FIG. 9 is a flow chart showing operation of a power modulator in accordance with the third embodiment of the present invention. The logic flow begins at step 901 where an envelope function exits DSP 301 and enters a model of a switching modulator 303. Model (303) of the switching modulator has the envelope function as an input and outputs an estimate of the response of the switching modulator to the  
10 envelope function,  $V_{SMest}(t)$ . The modeled envelope function enters a subtractor where it is subtracted from the envelope function (step 903). At step 905,  $V_o$  is determined based on the subtracted value and is output to low-high/high-low determiner 401. At step 907 a determination is made as to whether  $V_o$  is transitioning from a lower-to-higher value and if so, the logic flow continues to step 911, otherwise  
15 the logic flow continues to step 909 where it is delayed prior to being input into summing circuitry 201.

At step 911 summer 201 sums the envelope function with a voltage ( $V_o$ ) to produce a voltage-summed envelope function. At step 913 the voltage-summed envelope function is input to switching modulator 105 where it efficiently transforms  
20 a fixed power source to a voltage that somewhat exceeds and approximates the desired power-amplifier operating voltage level. The voltage ( $V_{SUP}$ ) is output from SM converter 105 and input to linear regulator 103 (step 915). At step 917 linear regulator 103 performs a compensation function on the output of the switch-mode converter controlling precise power-envelope modulation. The compensated signal is  
25 then output to power amplifier 101 (step 919).

FIG. 10 is a flow chart showing operation of a power modulator in accordance with the fourth embodiment of the present invention. As discussed above, the fourth embodiment of the present invention analyzes the rise time and fall time of  $V_o$  to determine an appropriate delay/advance for  $V_o$ . As is evident in FIG. 10, the logic  
30 flow is similar to that in FIG. 9 except for the addition of step 1001 in place of step 909, and the addition of step 1003. At step 1001, an appropriate time advancement for  $V_o$  is determined based on the fall time of  $V_o$  and  $V_o$  is appropriately advanced (as discussed above). Similarly, at step 1003 an appropriate time delay for  $V_o$  is

determined based on the rise time of  $V_o$ , and  $V_o$  is appropriately delayed (as discussed above).

For all of the above-mentioned embodiments, the efficiency is inversely proportional to  $V_o$ . With this in mind, optimal efficiency may be maintained by  
5 insuring proper time-alignment of  $V_{SUP}(t)$  with the envelope function as it enters linear regulator 103. The relationship between the time alignment of  $V_{SUP}(t)$  and the envelope function as it relates to efficiency is illustrated in FIG. 11. As is evident, as the delay between  $V_{SUP}(t)$  and the envelope function is increased or decreased, the efficiency varies as a parabolic function. Therefore, during operation, delay circuitry  
10 may require adjustment to compensate for delay variations which may be produced, for example, by analog circuit elements. More particularly, DSP 301 will constantly adjust a delay element, such as 315 to minimize  $V_o$ . This is accomplished as illustrated in FIG. 12.

FIG. 12 is a flow chart showing operation of delay circuitry in accordance  
15 with the preferred embodiment of the present invention. The logic flow begins at step 1201 where DSP 301 averages  $V_o$  over  $N$  intervals to produce  $V_{o_{avg}}$ . Because  $V_o$  will typically vary over a succession of intervals, the trend of  $V_o$ , either increasing or decreasing, is revealed by the average value of  $V_o$ , computed over  $N$  such intervals. Here, the intervals correspond to the symbol periods or sub-symbol periods as  
20 discussed previously. In the fourth embodiment which uses intervals of variable length,  $V_{o_{avg}}$  may be computed by integrating  $V_o$  over a time interval of sufficient length, and dividing by the length of the time interval. At step 1203 it is determined if  $V_{o_{avg}}$  exceeds a limit. Since efficiency is inversely proportional to  $V_o$ , a minimum efficiency threshold may be set in terms of a maximum value of  $V_{o_{avg}}$ . When  $V_{o_{avg}}$   
25 exceeds the threshold value, an attempt to reduce  $V_{o_{avg}}$ , and hence  $V_o$ , is made by adjusting the timing delay between  $V_{SUP}(t)$  and the envelope function applied to the linear regulator.

Continuing, if  $V_{o_{avg}}$  does not exceed the limit, the logic flow simply returns to step 1201, otherwise the logic flow advances to step 1205 where the delay,  $\tau$ , is  
30 incremented. That is, the delay is increased by an amount typically equal to one sample time. (Note: Since it is initially not known if the delay should be incremented (increased) or decremented (reduced) to minimize  $V_o$ , the direction of the first delay adjustment is made arbitrarily. In this example, the initial adjustment increments

(increases) the delay, however a decrement (reduction) of the time delay alternatively could have been used.)

Continuing, the logic flow continues to step 1207 where a new value for  $V_{o_{avg}}$  is determined and compared with the old value for  $V_{o_{avg}}$  (step 1209). If the new value is greater than the old value for  $V_{o_{avg}}$  the direction of the delay adjustment was incorrect. The logic flow continues to step 1211 where the delay direction is reversed from its original direction, changing in the opposite direction by an amount somewhat greater than one sample time, typically two sample times. The logic flow returns to step 1207 where  $V_{o_{avg}}$  is computed again. If, the new value is less than the old value for  $V_{o_{avg}}$ , the logic flow continues to step 1215. However, if the new value for  $V_{o_{avg}}$ , is substantially similar to the old value the logic flow returns to step 1201.

At step 1215 the direction of the most recent adjustment of  $\tau$  is determined. If, at step 1215 it is determined that  $\tau$  was decreased, the logic flow continues to step 1217 where  $\tau$  is again decremented, however, if at step 1215 it is determined that  $\tau$  was increased, the logic flow continues to step 1213 where  $\tau$  is incremented. In both cases, the logic flow returns to step 1207 where  $V_{avg}$  is recomputed. The procedure is repeated until  $V_{o_{avg}}$  falls below the limit corresponding to optimal efficiency of the power amplifier, returning to step 1201 from 1209

The above description illustrates how a voltage offset maintains efficiency performance of a power amplifier that utilizes a switching modulator coupled to a linear regulator. The following description modifies the above-described circuitry by replacing the linear regulator with a simple pass device. As one of ordinary skill in the art will recognize, linear regulators output a relatively linear signal, whereas pass devices are inherently non-linear in nature. More particularly, a simple pass device is typically a device such as a high power BJT connected in a manner to provide current gain – providing an interface between a low-current circuit and a high-current circuit. A linear regulator adds feedback circuitry around such a device to maintain linearity between input and output voltages. For purposes of stability, the feedback is inherently band-limited, and is therefore inadequate for a system requiring a wide bandwidth mode of operation. To enable wideband operation, the linear regulator is replaced with a pass device which is, in turn, driven by a predistortion system necessary to correct the nonlinear behavior of the pass device.

FIG. 13 is a block diagram showing pass device 1305 coupled to switching modulator 105. As shown, linear regulator 103 of the prior embodiments has been replaced by a simple unregulated pass device 1305. In order to correct for the inherent nonlinearity of pass device 1305, predistortion is utilized to correct the output of pass device 1305. Such predistortion, whether equation-based or lookup table (LUT) based, is applied to pass device 1305 within circuitry 1300 and is addressed by two independent factors to accommodate the two inputs to pass device 1305. If pass device 1305 is implemented as a BJT transistor, for example, the independent parameters for addressing predistorter 1303 are the base and collector input voltages that will be applied to pass device 1305. In a LUT-based approach, a two dimensional matrix of values existing within predistorter 1303 describe the necessary correction to maintain a linear transfer function from  $V_{env}(t)$  to  $V_{PA}(t)$ .

Operation of circuitry 1300 occurs as follows: During operation an estimate ( $V_{SUPE}(t)$ ) of the output of switching modulator 105 is made in a manner analogous to that described above by using a LPF model 303 of the switching power supply. As is evident the input into model 303 includes  $V_o$  as a component that may be determined in any manner discussed above, however, in alternate embodiments,  $V_o$  may not be present, with  $V_{env}(t)$  simply being input into model 303. Using  $V_{SUPE}(t)$  and  $V_{env}(t)$  as inputs, predistorter 1303 provides an input signal into pass device 1305 to produce a linear output from pass device 1305. More particularly, if pass device 1305 is implemented as a Bipolar Junction Transistor (BJT), predistorter 1303 modifies a base voltage over time to better linearize the output (emitter) of pass device 1305. The collector voltage ( $V_{SUPE}(t)$ ) for pass device 1305 is estimated by using LPF model 303 of the switching power supply. This voltage is used for addressing one dimension of the predistortion function in addition to a time delayed version of the original envelope function voltage,  $V_{env}(t)$ , which addresses the second dimension. For example, in a LUT-based predistortion implementation, the predistortion correction data is stored in a two-dimensional matrix of size M by N, where M and N define the number of rows and columns, respectively. The correction data represents a voltage applied to the input of pass device 1305 such that  $V_{PA}(t)$  faithfully reproduces the value of  $V_{ENV}(t)$ . This correction data is pre-defined and quantized into M values of base voltages at each of N values of collector voltages.) At each instance of time,  $V_{ENV}(t)$  addresses the row of the matrix and  $V_{SUPE}(t)$  addresses the column of the

matrix to determine the appropriate correction value. Alternatively, in an equation-based predistortion implementation, the correction data could be stored as M polynomials and  $V_{ENV}(t)$  chooses the appropriate polynomial,  $V_{SUPe}(t)$  would be the argument of the polynomial, and the correction value result would be the result of the polynomial.

FIG. 14 is a flow chart showing operation of the power modulator of FIG. 13 in accordance with the further embodiment of the present invention. The logic flow begins at step 1401 where an estimate of an output of a switching modulator is made. As discussed above, a low-pass filter model is used to estimate the output of switching modulator 105. At step 1403, a predistorted drive signal is generated, based on the output estimate of the switching modulator, and the envelope function and output to linear-pass device 1305. In step 1405, pass device 1305 uses the predistorted drive signal as input to reproduce the desired envelope function  $V_{PA}(t)$ .

While the invention has been particularly shown and described with reference to a particular embodiment, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention. It is intended that such changes come within the scope of the following claims.

## Claims

## 1. An apparatus comprising:

5 a summer (201) having an envelope function as an input and a voltage ( $V_o$ ) as an input, and outputting a sum of the envelope function with the voltage;  
a switching modulator (105) having the sum of the envelope function with the voltage as an input and outputting a transformed voltage ( $V_{SUP}(t)$ ); and  
a linear regulator (103) having the transformed voltage ( $V_{SUP}(t)$ ) as an input and the envelope function as an input and outputting a reproduction of the envelope  
10 function.

## 2. The apparatus of claim 1 further comprising:

a model (303) of the switching modulator having the envelope function as an input and outputting an estimate of the switching modulator's response to the  
15 envelope function  $V_{SMest}(t)$ .

## 3. The apparatus of claim 2 further comprising:

a subtractor (307) having the envelope function and the estimate of the switching modulator's response to the envelope function as an input and outputting a  
20 difference between the envelope function and the estimate of the switching modulator's response to the envelope function.

## 4. The apparatus of claim 3 further comprising:

determination circuitry (309) outputting a largest difference between the  
25 envelope function and the estimate of the switching modulator's response to the envelope function over a period of time and outputting the largest difference as  $V_o$ .

## 5. A method comprising the steps of:

30 summing an envelope function and a voltage ( $V_o$ ) at a summer to produce a summed voltage;  
receiving the summed voltage at a switching modulator and outputting a transformed voltage ( $V_{SUP}(t)$ ) from the switching modulator; and



receiving the transformed voltage and the envelope function at a linear regulator and outputting a reproduction of the envelope function.

6. The method of claim 5 further comprising the step of:

5 receiving the envelope function and estimating the response of the switching modulator to the envelope function,  $V_{SMest}(t)$ , via a model of the switching modulator.

7. The method of claim 6 further comprising the step of:

10 receiving the estimate  $V_{SMest}(t)$  and the envelope function and determining a difference between  $V_{SMest}(t)$  and the envelope function over a time period.

8. The method of claim 7 further comprising the step of:


15 determining a largest difference between the envelope function and the estimate of the transformed voltage over the time period and outputting the largest difference as  $V_o$ .

9. The method of claim 5 further comprising the steps of:

20 determining if  $V_o$  is going from a low-to-high or a high-to-low state; and delaying  $V_o$  if  $V_o$  is going from the high-to-low state.


10. The method of claim 5 further comprising the steps of:

25 determining if  $V_o$  is going from a low-to-high or a high-to-low state; and delaying  $V_o$  if  $V_o$  is going from a high-to-low state, otherwise advancing  $V_o$ .



— PRIOR ART —

FIG. 1



200

FIG. 2




FIG. 3







FIG. 4

4/12


**FIG. 5**

5/12

**FIG. 6**



7/12

*FIG. 8*



8/12




FIG. 9

9/12






FIG. 10

10/12

**FIG.11****FIG.12**

11/12





FIG. 13

12/12

**FIG. 14**

# INTERNATIONAL SEARCH REPORT

International application No.

PCT/US03/13900

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H03K 7/00

US CL : 332/106

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 332/106, 107, 109, 112, 115

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
EAST

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6,011,815 A (Eirksson et al) 04 January 2000 (04.01.2000).	

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T"

later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X"

document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y"

document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&"

document member of the same patent family

Date of the actual completion of the international search

13 June 2003 (13.06.2003)

Date of mailing of the international search report

10 SEP 2003

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, Virginia 22313-1450

Facsimile No. (703)305-3230

Authorized officer

Kenneth B. Wells

Telephone No. (703)308-0956

Form PCT/ISA/210 (second sheet) (July 1998)